Abstract. We propose a modeling framework for performing schedulability analysis by using Uppaal real-time model-checker [2] . The framework is inspired by a case study where schedulability analysis of a satellite system is performed. The framework assumes a single CPU hardware where a fixed priority preemptive scheduler is used in a combination with two resource sharing protocols and in addition voluntary task suspension is considered. The contributions include the modeling framework, its application on an industrial case study and a comparison of results with classical response time analysis.
Introduction
The goal of schedulability analysis is to check whether all tasks finish before their deadline. Traditional approaches like [5] provide generic frameworks which assume worst case scenario where worst case execution time and blocking times are estimated and then worst case response times are calculated and compared w.r.t. deadlines. Often, such conservative scenarios are never realized and thus negative results from such analysis are often too pessimistic. The idea of our method is to base the schedulability analysis on a system model with more details, taking into account specifics of individual tasks. In particular this will allow a safe but far less pessimistic schedulability analysis to be settled using real-time model checking. Moreover, the model-based approach provides a self-contained visual representation of the system with formal, non-ambiguous interpretation, simulation and other possibilities for verification and validation.
Our model-based approach is motivated by and carried out on example applications in a case study of Herschel-Planck satellite system. Compared with classical response time analysis our model-based approach is found to uniformly provide less pessimistic response time estimates and allow to conclude schedulability of all tasks, in contrast to negative results obtained from the classical approach.
Related Work. During the last years, timed automata modelling and analysis of multitasking applications running under real-time operating systems has received substantial research effort. Here the goals are multiple: to obtain less pessimistic worst-case response time analysis compared with classical methods for single-processor systems or to relax the constraints be of period task arrival times of classical scheduling theory to task arrival patterns that can be described using timed automata.
In [13] it is shown how a multitasking application running under a real-time operating system compliant with an OSEK/VDX standard can be modelled by timed automata. Use of this methodology is demonstrated on an automated gearbox case study and the worst-case response times obtained obtained from model-checking is compared with those provided by classical schedulability analysis showing that the model-checking approach provides less pessimistic results due to a more detailed model and exhaustive state-space exploration.
Times tool [1] can be used to analyse single processor systems, however it supports only highest locker protocol (simplified priority ceiling protocol) [8] . An approach of [4] provides Java code transformation into Uppaal [2] timed-automata for schedulability analysis. Similarly, we use the model-checking framework provided by Uppaal, where the modelling language is extended with stop-watches and C-like code structures allows to express preemption, suspension and mixed resource sharing using two different protocols, in a more intuitive way without a need for more complex model transformations or workarounds.
A framework from [7] provides a generic set of tasks and resources that can be instantiated with concrete parameters (specific offsets, release times, deadlines, dependencies, periods) and processor resources together with their scheduling policies (i.e., preemption vs. non-preemption, earliest deadline first, fixed priority, first-in-first-out). The instantiated system can then be analysed for schedulability in a precise manner as all the concrete information is taken into account. This means that the framework will be able to verify schedulability of some systems that would otherwise be declared "non-schedulable" by other methods. Although the framework is general to cover multi-processor systems it does not tackle passive resource sharing protocols like priority ceiling or inheritance.
The remainder of the paper is organised as follows: in the next Section 2 we provide a brief overview of the Herschel-Planck satellite mission, its software setup and the response time analysis already carried out by Terma. Section 3 describes our model-based methodology for solving the schedulability problem, Section 4 presents the results of our method and compares it to traditional response time analysis. Finally, Section 5 discusses conclusions and future work.
The Herschel-Planck Mission
The Herschel-Planck mission consists of two satellites: Herschel and Planck. The satellites have different scientific objectives and thus the sensor and actuator configurations differ, but both satellites share the same computational architec-ture. The architecture consists of a single processor, real-time operating system (RTEMS), basic software layer (BSW) and application software (ASW).
Terma A/S has performed an extended worst case response time analysis described in [5] by analysing [11] and [12] resulting in [10] (we provide the necessary details of those documents in this paper). The goal of the study is to show that ASW tasks and BSW tasks are schedulable on a single processor with no deadline violations. The framework uses preemptive fixed priority scheduler and a mixture of priority ceiling and priority inheritance protocols for resource sharing and extended deadlines (beyond period). In addition, some tasks need to interact with external hardware and effectively suspend their execution for a specified time. Due to suspension, this single-processor system has some elements of multi-processor systems since parts of activities are executed elsewhere and the classical worst case response analysis (applicable to single-processor systems) is pushed into extreme. One of the results of [10] is that one task may miss its deadline on Herschel (and thus the system is not schedulable) but this violation has never been observed in neither stress testing nor deployment.
The system is required to be schedulable in four instances: Herschel in nominal and event modes and Planck in nominal and event modes. The processor consumption should be less than 45% for Herschel and less than 50% for Planck.
In response time analysis, in order to prove schedulability it is enough to calculate worst case response times (WCRT) for every task and compare it with its deadline: if for every task the WCRT does not exceed the correspond deadline the system is schedulable. Figure 1 shows the work-flow performed by Terma A/S: the deadline requirements are obtained from ASW and BSW documentation, worst case execution times (WCET) of BSW are obtained from BSW documentation [12] and ASW timings are obtained from time measurements. The tasks are carefully picked and timings aggregated (documented in [10] ) and processed by the proprietary Terma tool Schedule which performs worst case response time analysis as described in [5] and the outcome is processor utilisation and worst case response times (WCRT) for each task. The system is schedulable when for every task i WCRT i is less than its Deadline i , i.e. the task always finishes before its deadline. We use the index i as a global task identifier.
We provide only the formulas used in response time analysis and refer to [5] for details on how this analysis works. The important property of the analysis is that it always takes conservative estimates of blocking times even though the actual blocking may not appear, thus resulting in too pessimistic response times. WCRT i is calculated by recursive formula for task computation windows w(q) which may overlap with another task release (due to deadline extending past period), where q is the number of window starting with 0, hp(i) is a set of tasks with higher priority than i. Then the longest window is taken as WCRT: [10] .
Blocking i denotes the blocking time when task i is waiting for a shared resource being occupied by a lower priority task. Blocking times calculation is specific to the resource sharing protocol used. BSW tasks use priority inheritance protocol and thus their blocking times are calculated using the following equation:
ASW tasks use priority ceiling protocol and therefore their blocking times are:
The matrix usage(r, i) captures how resource r is used by the tasks: usage(r, i) = 1 if r is used by at least one task with a priority less than task i and at least one task with a priority greater than or equal to task i, otherwise usage(r, i) = 0.
Some BSW tasks are periodic and some sporadic, but we simplify the model by considering all BSW tasks as periodic. ASW tasks are started by periodic task MainCycle. In order to obtain more precise results, [10] splits the analysis into 0-20ms and 20-250ms windows, distinguishes two operating modes and analyse six cases in total separately. However, one case shows up as not schedulable anyway and application of our framework improves this result by showing that all tasks finish within their deadlines.
Resource Usage by Tasks. Some tasks require shared resources and those are protected by semaphore locking to ensure exclusive usage. Sometimes tasks use resources repeatedly (locking and unlocking several times). When the resource semaphore is locked, a task may suspend its execution by calling hardware services and waiting for the hardware to finish thus temporarily releasing the processor for other tasks. The processor may be released multiple times during one semaphore lock. In response time analysis, the processor utilisation is computed by dividing a sum of worst case execution times by duration of analysed time window.
Model-Based Schedulability Methodology
This section explains the principles and concepts used throughout the modelling framework and then describes the modelling templates in detail.
The main idea is to translate schedulability analysis problem into a reachability problem for timed automata and use the real-time model-checker Uppaal to find worst case blocking and response times, processor utilisation and to check whether all the deadlines are met. In our modelling framework clocks and stopwatches control task release patterns, track task execution progress, check response time against deadline bound and thus all the computations are performed by model-checker according to the model, in contrast to carefully customised specific formula.
The framework consists of the following process models: fixed priority preemptive CPU scheduler, a number of task models and one process for ensuring global invariants. We provide several templates for task models: for periodic tasks and for tasks with dependencies, all of which are parameterised with concrete program control flow and may be customised to a particular resource sharing protocol. Our approach takes the same task descriptions as [10] and produces results which are more optimistic and provides the proof that all the tasks will actually finish before the deadline.
We use stopwatches to track task progress and stop the task progress during preemption. In Uppaal, the stopwatch support is implemented through a concept of derivative over clock, where the derivative can be either 1 (valuation progresses with a rate of 1 as regular clocks) or 0 (valuation is not allowed to progress -the clock is stopped). Syntactically stop-watch expressions appear in invariant expressions in a form of x ′ == c, where x is declared of type clock and c is an integer expression which evaluates to either 0 or 1. The reachability analysis of stopwatch automata is implemented as an over-approximation in Uppaal, but the approximation still suffices for safety properties like checking if a deadline can ever be violated. The following outlines the main modelling ingredients:
-One template for the CPU scheduler.
-One template for "idle" task to keep track of CPU usage times.
-One template for all BSW tasks, where resources are locked based on priority inheritance protocol. -One template for MainCycle ASW task, which is released periodically, starts other ASW tasks and locks resources based on priority ceiling protocol. -One template for all other ASW tasks, which is released by synchronisations, and locks resources based on priority ceiling protocol. -Task specialisation is performed during process instantiation by providing individual list of operations encoded into flow array of structures.
-Each task (either ASW or BSW) uses the following clocks and data variables:
• Task and its clocks are parameterised by identifier id.
• Execution time is modelled by a stopwatch job[id] which is reset when the task is started and stopped by a global invariant when the task is not being run on the processor. A worst case execution time (WCET) guard ensures that task cannot finish before WCET elapses. To ensure progress, the clock job[id] is constrained by an invariant of WCET so that the task releases the processor as soon as it has finished computing.
• A local clock x controls when the task is released and is reset upon task is released. The task then moves to an error state if x is greater than its deadline.
• A local clock sub controls progress and execution of individual operations.
• A local integer ic is an operation counter.
• Worst case response time for task id is modelled by a stopwatch WCRT [id ] which is reset when the task is started and is allowed to progress only when the task is ready (global invariant
ensures that). In addition WCRT [id] is reset when the task is finished in order to allow model checker to apply active clock reduction to speed up analysis as the value of this clock is no longer used. The worst case response time is estimated as maximum value of WCRT [id].
• An error location is reachable and error variable is set to true if there is a possibility to finish after deadline.
Further we explain the most important model templates, while the complete model is available for download at http://www.cs.aau.dk/~marius/Terma/ . Figure 2a shows the model of CPU scheduler. In the beginning Scheduler initialises the system (computes the current task priorities by computing default priority based on id and starts the tasks with zero offset) and in location Running waits for tasks to become ready or current task to release the CPU resource. When some task becomes ready, it adds itself to the taskqueue and signals on enqueue channel, thus moving Scheduler to location Schedule. From location Schedule, the Scheduler compares the priority of a current task cprio [ctask] with highest priority in the queue cprio[taskqueue [0] ] and either returns to Running (nothing to reschedule) or preempts the current task ctask, puts it into taskqueue and schedules the highest priority task from taskqueue.
Processor Scheduler
The processor is released by a signal release[CPU R], in which case the Scheduler pulls the highest priority task from taskqueue and optionally notifies it with broadcast synchronisation on channel schedule (the sending is performed always in non-blocking way as receivers may ignore broadcast synchronisations).
The taskqueue always contains at least one ready task: IdleTask. Figure 2b shows how IdleTask reacts to Scheduler events and computes the CPU usage time with stopwatch usedTime, the total CPU load is then calculated as Figure 3 shows the parameters which describe each periodic task: period duration showing how often the task is started, offset showing how far into the cycle the task is started (released), deadline is measured from the instance when task is started and worst case execution time within deadline. Figure 4 shows a template used by MainCycle which is started periodically. At first MainCycle waits for Offset time to elapse and moves to location Idle by setting the clock x to Period. Then the process is forced to leave Idle location immediately, to signal other ASW tasks, add itself to the ready task queue and arrive to location WaitForCPU. When MainCycle receives notification from scheduler it moves to location GotCPU and starts processing commands from the flow array. There are four types of commands:
Tasks Templates
1. LOCK is executed from location tryLock where the process attempts to acquire the resource. It blocks if the resource is not available and retries by adding itself to the processor queue again when resource is released. It continues to location Next by locking the resource if the resource is available. 2. UNLOCK simply releases the resource and moves on to location Next. The implementation of locking and unlocking is shown in Listing 1.2. 3. SUSPEND releases the processor for specified amount of time, adds itself to the queue and moves to location Next. 4. COMPUTE makes the task stay in location Computing for at least the specified duration of pure running time, i.e. the clock sub is stopped whenever the task is preempted and runs[id] is set to 0. Once the required amount of CPU time is consumed, the process moves on to location Next.
From location Next, the process is forced by runs[id] invariant to continue with the next operation: if it is not the END and it is running, then it moves back to GotCPU to process next operation, and it moves to Finishing if it's the END. In Finishing location the process consumed CPU for the remaining time so that complete WCET is exhausted and then it moves back to Idle. From locations Next and Finishing the outgoing edges are constrained to check whether the deadline has been reached since the last task release (when x was set to 0), and edges force the process into Error location if x > Deadline. The flow for MainCycle is very simple: it computes for its WCET while keeping a lock on Sgm R. A more sophisticated example of flow is in Listing 1.1. We do not know the exact times the resources are locked and the points in time are chosen arbitrarily, thus it may not necessarily lead to worst-case blocking timed for higher priority tasks.
The template for BSW tasks is almost the same as MainCycle, except that 1) BSW tasks do not have to start other ASW tasks and thus from Idle they go directly to WaitForCPU with enqueueing edge, 2) instead of ceiling protocol (lockCeil and unlockCeil ) it uses inheritance (lockInh and unlockInh) and 3) it boosts the owners priority by calling boostPrio(flow [ic] .res, id) on the edge from tryLock to Blocked. BSW tasks have their own local clock x, while MainCycle shares its x with other ASW tasks.
Other ASW tasks are started by MainCycle, thus instead of broadcast shout synchronisation on StartASW channel they have receive synchronisation on StartASW. Also, they share the same clock x with MainCycle, because response time is measured from the same 20ms offset (as in [10] , so that the results are comparable). Figure 1 shows the description of PrimaryF from [10] as an example that we used to create flow structure. This particular description consists of six activities. Each activity is described by two numbers (CPU time / BSW service time, BSW service time is included in CPU time, thus is not used in our model), followed by resource usage pattern if any. The resource usage is described by the following parameters:
LNS -total number of times the CPU has been released while the resource was locked (task suspension count). LCS -total time the CPU has been released while the resource was locked (task suspension duration). LC -total time the resource has been locked. MaxLC -the longest time the resource has been locked.
From this description we use only LCS and LC, where we assume that LC-LCS is the CPU busy time while the resource is locked. Listing 1.1 shows an example of detailed control flow structure for PrimaryF task, where the numbers mean the time duration and comments relate each step to an item in Table 1 . Listing 1.2 shows functions for priority inheritance and priority ceiling protocols, which use owner and cprio to track current resource owner and task priority. FIN, FIN, FIN, FIN, FIN, FIN, FIN, FIN, FIN, FIN 
System Model Instantiation
Listing 1.3 shows how tasks are instantiated. Listing 1.4 shows system declaration using priorities which help enforce the specified priorities in verification. The resulting model is deterministic, thus the expected state space shape is narrow (single sequence of steps) but potentially very deep. Initial experiments showed that in fact the state space is so deep that Uppaal exhausts the memory in a few minutes by storing most of the state space just to check for loops and ensure the verification termination. To address this issue a sweep-line method [6] is used. The basic idea behind sweep-line method is to store only those passed states which have the greatest progress measure and purge the rest, thus effectively releasing and reusing most of the memory. 
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HkSampler P 2 = BSW(17,62500,125000, WCET f, 500, 62500);
19
HkSampler P 1 = BSW(18,62500,250000, WCET f, 6000, 62500); 
25
Obt P = BSW(23, 0,1000000,Obt f, 1100, 100000);
26
Hk P = BSW(24, 0,250000, WCET f, 2750, 250000);
27
StsMon P = BSW(25,62500,250000,StsMon f,3300, 125000);
28
TmGen P = BSW(26, 0,250000, WCET f, 4860, 250000);
29
Sgm P = BSW(27, 0,250000, Sgm f, 4020, 250000);
30
TcRouter P = BSW(28, 0,250000, WCET f, 500, 250000);
31
Cmd P = BSW(29, 0,250000, Cmd f, 14000, 250000); ¦ ¥ Periodic models-like the ones for schedulability-do not have inherent progress measure, so we propose to create an artificial one based on how many cycles the system has executed so far, and then reset it to zero once it reaches a pre-specified limit. In fact, such drops in progress measure are tolerated by generalised sweepline method [9] , which is also implemented in Uppaal. The progress measure is based on the variable cycle defined on line 8 in Listing 1.4, incremented by guarded loops in Global process (Fig. 5) after each 250ms and is reset together with all the global clocks to zero once the CYCLELIMIT is reached. The process Global also takes care of global invariants on job[i] and WCRT [i] stopwatches of each task i. Listing 1.4: System declaration using Uppaal priorities. ¤ 1 system Scheduler, Bkgnd P < secondF 2 < secondF 1 < NominalEvents 2 < Cmd P < 2 TcRouter P < Sgm P < TmGen P < StsMon P < Hk P < Obt P < rCSControlF < 3 primaryF < IoCyc P < Acb P < HkSampler P 1 < HkSampler P 2 < 4 mainCycle < NominalEvents 1 < FdirEvents < RtSdb P 3 < RtSdb P 2 < RtSdb P 1
Hk SamplerIsr < AswSync SyncPulselsr < 7 RTEMS RTC, IdleTask, Global; 8 progress { cycle; } ¦ ¥ Further, we explore some values of CYCLELIMIT in order to minimise the verification resources. We postulate that a good heuristics is to explore at least to a hyper-period (least common multiple of periods) of all the periodic processes before reseting the cycle counter. There are the following different periods in the system: 125000, 15625, 20000, 39000, 250000 and 1000000µs, therefore a potential hyper-period is 39000000µs, or 156 cycles of 250ms each, but it can be much larger due to non-trivial resource sharing and task interaction. 
Verification Queries
The following is a list of queries used to check schedulability properties:
- 
Results
The results of our model-based framework consist of three parts: visualisation of a schedule in Gantt chart, worst case response times estimates and CPU utilisation estimation with verification benchmarking based on cycle limit.
Visualisation. A Gantt chart can be used to visualise a trace of the system, thus providing a rich picture for inspection. For example, in the generated chart, it can be seen that Cmd P is blocked more than 5 times during the first cycle, while blocking times for PrimaryF and StsMon P are significantly long only starting from the second cycle. Listing 1.5 shows a chart declaration accepted by Uppaal TIGA [3] which assigns colours for each line (T for task lines, R for resource lines) based on the state (ready, running, blocked or suspended; locked and used, locked and preempted or locked and suspended respectively). Verification and CPU Load Estimates. Uppaal takes about 2min (112s) to verify that the system is schedulable and about 3 times as much to find WCRT on a Linux laptop PC with Intel Core 2 Duo 2.2GHz processor.
In [10] CPU utilisation for 20-250ms window is estimated as 62.4%, and our estimate for entire worst case cycle is 63.65% which is slightly larger, possibly due to the fact that it also includes the consumption during 0-20ms window. Table 2 shows Uppaal verification resources used for estimating WCRT and CPU utilisation for various cycle limits. The instances where cycle limit is a divisor or a multiple of a hyper-period (156) are in bold. Notice that for such cycle limits the verification resources are orders of magnitude lower, and there is nearly perfect linear correlation between cycle limit and resource usage in both sub-sequences when evaluated separately (both coefficients are ≥ 0.993). Herschel CPU utilisation estimate does not improve much, therefore we conclude that individual cycles are very similar. The sum of idle and used times is slightly larger than global supremum meaning that some cycles are only slightly more stressed than others.
Worst Case Response Times. Table 3 shows the response timed from Uppaal analysis in comparison to response time analysis by Terma. For most of BSW tasks (1-12,17-18) resource patterns are not available and thus Uppaal could not determine their blocking times. Blocking times by Terma also include the suspension times related to locking of resources. We note that in all cases the WCRT estimates provided by Uppaal are smaller (hence less pessimistic) than those originally obtained [10] . In particular, we note that the task PrimaryF (task 21) is found to be schedulable using model-checking in contrast to the original negative result obtained by Terma. 
Discussion
We have shown how the Uppaal model-checker can be applied for schedulability analysis of a system with single CPU, fixed priorities preemptive scheduler, mixture of periodic tasks and tasks with dependencies, and mixed resource sharing protocols. Worst case response times (WCRT), blocking times and CPU utilisation are estimated by model-checker according to the system model structure.
Modelling patterns use stopwatches in a simple and intuitive way. A breakthrough in verification scalability for large systems (more than 30 tasks) is achieved by employing sweep-line method. Even better control over verification resources can be achieved by carefully designing progress measure. The task templates are demonstrated to be generic through many instantiations with arbitrary computation sequences and specialised for particular resource sharing. The framework is modular and extensible to accommodate a different scheduler and control flow can be expanded with additional instructions if some task algorithm is even more complicated. In addition, Uppaal toolkit allows easy visualisation of the schedule in Gantt chart and the system behaviour can be examined in both symbolic and concrete simulators.
